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large extrinsic noise expected in tightly integrated wireless communicators. Main points include the proposal of a subharmonic
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custom 0.13 μm-CMOS varactor design and measurement, device-level balanced varactor simulations, and parametric circuit
evaluation based on measured device characteristics.
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1. INTRODUCTION
Variable capacitors can play a very rich role in radio-fre-
quency (RF) transceivers. In this paper we examine their use
in two key front-end functions: amplification and frequency
control. Parametric amplification, a relatively uncommon
technique, is promoted in this paper. Improvements to this
method are proposed by the incorporation of customized
MOS varactors in place of the traditional junction varactor.
Also, we discuss modifications to the MOS varactor in the
context of its traditional role as a frequency control element.
Anticipating a growing problem with interference between
IC elements sharing one substrate, a four-terminal diﬀeren-
tial structure intended to desensitize voltage-controlled oscil-
lators (VCOs) to large extrinsic noise variations is described.
The paper is organized as follows. First a narrow out-
line of the history and status of parametric amplification is
given in Section 2. A more detailed discussion of paramet-
ric circuit operation, improvements, and possible incorpo-
ration in a front-end transceiver is discussed in Section 3.
Since the varactor constitutes the heart of parametric sys-
tems, Section 4 outlines the key integrated varactor struc-
tures, compares them based on two key merit figures, and in-
troduces potential device-level augmentations. In Section 5
we return to parametric circuits and, with the results of
Section 4, estimate the performance possibilities for an inte-
grated setting. Frequency control, the second key topic of this
report, is discussed in Section 6. This is approached from the
device level, where the advantage and limitations of employ-
ing a modified common-mode rejection varactor structure
in a voltage-controlled oscillator (VCO) are discussed.
2. PARAMETRIC CONVERSION: HISTORICAL
REMARKS
Parametric circuits closely tie frequency conversion to am-
plification and therefore can seamlessly account for the mix-
ing function of front ends as well. We broadly refer to them
as parametric converters in this work. They are primarily
known for their low-noise behavior and ability to operate at
high frequencies.
As implied by its name, parametric conversion involves
the modulation of a system’s parameters as in the damped
oscillatory equation below:




x = 0. (1)
Given a pumping disturbance at twice the oscillator’s natural
frequency,





A subharmonic (relative to the pump) response
x(t) = Aseαt sinω0t (3)
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can be solicited where α ranges between positive and neg-
ative values depending on the oscillator damping and the
strength of the pumping signal. It is commonly acknowl-
edged that such sustained parametric oscillations were first
observed by Michael Faraday. In 1831 he reported the rise of
subharmonic oscillation as part of experiments on acousti-
cally pumped Chladni plates [1]. In 1957, following sugges-
tions by Suhl [2] and Weiss [3], he reported the realization
of an experimental solid-state microwave amplifier exploit-
ing the parametric principle. Notable among a large num-
ber of intermediate contributions is Hartley’s work on elec-
tromechanical parametric amplifiers [4, 5] and Barrow’s fully
active parametric vacuum tube implementation [6]. This
space has been a subject of interest in the MEMS arena for
low-frequency, precision sensing applications such as atomic
force microscopy [7, 8] where the low-noise properties of
parametric systems are of particular benefit. However, the
use of parametric amplification in terrestrial communication
systems is extremely rare. Recently, a discrete time paramet-
ric circuit in a 0.25 μm-CMOS technology was reported [9].
The circuit took particular advantage of the three-terminal
inversionmodeMOS varactor, but focused on low-frequency
applications in the 100 kHz range.
The absence of parametric converters from the commu-
nications mainstream is mainly due to the superior utility
of transistor-based circuits for “low-” frequency commercial
applications. Since the performance of parametric circuits
is less dependent on the lateral dimensions (and hence de-
lay) of their components, a key advantage of this approach is
its ability to operate at higher frequencies early in the tech-
nology life cycle. However, improvements in transistor tech-
nology steadily encroached on the high-frequency reserve of
parametric circuits thus marginalizing this advantage. Since
more remote regions of the spectrum were better accommo-
dated by maser and laser amplifiers, a loss of interest in the
parametric circuit approach followed.
Today, as personal commercial communications applica-
tions migrate to more exotic frequency domains, a niche for
the parametric circuit may resurface. This may especially be
the case for low-profile millimeter wave electronics intended
for dense sensor or distributed network applications. Size
and power constraints exclude many of today’s molecular
amplifiers (although integration progress has been substan-
tial [10]) from consideration while performance, power, and
approaching physical limits have relegated millimeter wave
applications to the domain of expensive IC technologies.
3. PARAMETRIC CONVERSION: TECHNICAL REMARKS
Conventional electronic transistor amplifiers operate by us-
ing a small signal to modulate the resistance of a switch that,
in turn, mediates the coupling between a large DC supply
and a load. Amplification is achieved because the coupling
is proportional to the small input signal and is eﬃcient be-
cause, ideally, the supply does not influence the modulated
resistance. Alternatively, parametric amplifiers utilize a non-
linear reactance (in this paper we consider only capacitive re-
actances) through which an AC supply “energizes” a small
signal. More specifically, a small signal deposits charge on a
capacitor. An AC “pump” increases the potential energy of
this charge by increasing the capacitance, the pumped charge
is then siphoned oﬀ to a load.
Immediately it is apparent that by foregoing resistive cou-
pling such an amplification principle sidesteps, at least in
part, thermal fluctuations and holds inherent noise behavior
advantages. A handy “existance theorem” of sorts for para-














m fs + n fp
= 0.
(4)
The ideal circuit used to derive the Manley-Rowe relations is
shown in Figure 1. These relations constrain the power, Pm,n,
absorbed by a nonlinear capacitor at frequencies m fs + n fp
that is driven by two sources operating at frequencies fs (the
signal source) and fp (the pump source). The relations are
fundamental in that they are based on the principle of en-
ergy conservation (zero total average power flowing into the
capacitor) and are independent of the capacitance-voltage
(CV) characteristics (aside from assuming no hysteresis in
the voltage); the relations are limited in that they do not ac-
count for losses in the varactor which have a substantial im-
pact on practical implementations.
The raw circuit performance encapsulated by Manley-
Rowe relations needs to be constrained in order to realize
practical functions like upconversion (signal at fs amplified
and mixed to higher frequencies) or downconversion (sig-
nal at fs amplified and mixed to lower frequencies) or simply
straight amplifiers (signal at fs amplified at fs). The common
way of doing this is to encase the capacitance in a multimode
cavity. From a lumped circuit perspective, this means con-
necting the capacitance to some assembly of resonators.
3.1. Upper-sideband upconverter
We imagine the nonlinear capacitor locked in a resonant con-
figuration that allows power to flow only at frequencies fs, fp,
























As stated earlier the pump is our energy source in this circuit,
it is responsible for a positive power flow, Pp, into the capaci-
tor. According to (6) this means that the power, Pu, at fu must
be negative, hence flowing out of the capacitor and available







fs fp fs + fp fs   fp fs + 2 fp m fs + n fp
Figure 1: The ideal parametric converter used to derive the Manley-Rowe relations. Ideal impedance filters allow only a single tone to flow
through any one branch.






A more physical description of USBUC operation may
shed more light on its behavior. The potential energy of the
charge that a small signal deposits on a capacitor can be in-
creased by separating that charge. Work is needed to do this
and this work is periodically supplied from a pump circuit.
Under this condition, when a load extracts this charge from
the capacitor, it will have access to higher energy carriers.
Gain is achieved. However, the work used to energize the
mediating capacitor increases the energy needed by the in-
put signal to charge it again. Thus, the circuit is naturally at
an advantage when pumping and energy extraction are done
quickly compared to the dynamics of the signal input (i.e.,
when the capacitor signal is oversampled).
Thus the higher the output frequency (hence pump),
the greater the circuit gain. This configuration, the upper-
sideband upconverter (USBUC), is well suited for high-
frequency transmission. For instance, under ideal conditions,
converting a 6MHz signal to a 60GHz carrier promises a
40 dB operating power gain making the circuit more attrac-
tive for millimeter wave applications. Note that, under the
ideal described by (5) and (6) (i.e., lossless varactor and
perfect resonator), the gain is completely independent of
the pumping power. Analysis and simulations of the impact
wrought by varactor losses on circuit gain are presented in
Section 5. Of course the maximum available output power is
limited by the size of the input and pump signals. For a small
input signal and fu  fs we have a maximum output power
of approximately Pp/2 hence an eﬃciency of 50%. As fs in-
creases the eﬃciency improves, but the gain drops.
Accounting for losses in the surrounding filter (cavity)
network by itself does not directly influence the ideal gain
prediction. Rather, as highlighted by Rowe [12], the band-
width of the converter is compromised. Assuming that the
pump’s action on the nonlinear varactor introduces a time-
varying incremental capacitance between the USBUC’s fs



















Returning to the previous example, to accommodate a signal
of 10MHz bandwidth converted from a 6MHz to a 60GHz
center frequency requires a C1/C0 ratio of less than 1/80. This
bodes extremely well for the pump. For a well-designedMOS
varactor it is not unreasonable to expect a 50% variation
around C0, that is, assuming the common empirical MOS
model we expect






≈ C0 + 3C04 vpump, (10)
where the latter approximation is based on the assumption of
a small pump voltage. This is confirmed by the small C1/C0
requirements of our example. From (9) and (10), a peak-to-
peak pump voltage of only 16mV is needed to suﬃciently
perturb the varactor so that a 10MHz bandwidth is estab-
lished. This must be tempered with the fact that in this case
the pump needs to operate at 60GHz which is not out of
the question for production level technologies (albeit a sig-
nificant stretch for CMOS) exploiting distributed operation
[13], frequency doubling [14], or second-harmonic gener-
ation [15]. Further, it is possible to redesign the pumping
scheme of the parametric converter to continue meeting the
Manley-Rowe predictions while operating with a pump at
lower frequencies. This is discussed in Section 3.3.
The benefits available to the USBUC become serious im-
pairments when considering this topology for a receiver’s
downconversion block. The substantial gain available to the
upconverter (7) becomes a tremendous loss as, naturally,
fu  fs for downconverters. Fortunately, a large variety in
parametric conversion topologies exists, some of which do
allow for gain in the downconversion arrangement. One such
topology is discussed presently.
3.2. Lower-sideband downconverter
The lower-sideband downconverter (LSBDC) is one para-
metric topology capable of amplifying a signal mixed down
to the intermediate frequency (IF) or baseband (BB). In this
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case, the converter’s cavity is aligned such that power only
at fs (the RF signal), fp, and fd = fp − fs (the down-
converter signal) can flow through the circuit. To obtain a
low-frequency output, the constraints fp > fs (otherwise
an upper-sideband downconverter is realized) and fp < 2 fs
(otherwise a lower-sideband upconverter (LSBUC) is real-






























which, given that the pump power flows into the circuit, im-
plies that power emerges from the converter’s input (signal)
port despite an input signal being fed into the receiver (e.g.,
from an antenna). Hence, the impedance of the LSBDC’s sig-
nal port is negative. Similarly, (12) states that the pump en-
ergy causes power to emerge from the downconversion port
as well. Being related to the power emerging from the sig-
nal port (see (11)) this implies that the downconversion port
impedance is also negative. The LSBDC doubles as a reflec-
tion amplifier.
The operation of this circuit can be summarized as fol-
lows. The pump generates the highest frequency “signal” in
the circuit. Thus, unlike the USBUC, on average it can couple
power from the signal port (RF) to the downconversion port
(IF) and vice versa. As with the USBUC, the power coupling
and amplification is mitigated by work done by the pump in
changing the varactor capacitance. Since the pump switches
only slightly faster than the signal, it transfers a relatively
small amount of the input power into the downconversion
port’s IF frequency. However, being much higher than IF, the
pump taps, amplifies, and converts a great deal of the IF back
to RF (as predicted by (11)). Part of the larger input signal is
then tapped once again by the pump and fed into the down-
conversion port. A positive feedback is established and the
circuit functions as a regenerative amplifier. Thus the pump
power emerges as RF and IF frequencies from the respec-
tive ports which now have a negative input resistance. The
more power that is pumped into the circuit is, the higher the
quality factor, Q, of the RF and IF modes is. Thinking of the
input as a forcing signal on these modes we can automati-
cally see that the higher the Q, the higher the signal gain, but
the lower the bandwidth. Nonetheless, for signals centered
around millimeterwave carriers, the LSBDC topology has a
lot of relative bandwidth performance to sacrifice. What is a
drawback to this circuit, however, is that an excess of pump
power leads to instabilities (overcompensation of loss) and,
simultaneously, a greater sensitivity to component variations
(thus increasing the likelihood of instability). However, the
advantage remains the potentially low-noise behavior about
which the Manley-Rowe relations say nothing. We return to







Figure 2: A simple transmit chain employing the USBUC.
3.3. Parametric transmit and receive chains
How can parametric converters be assembled into the
transceiver chain? Since they combine oscillator, mixer, and
amplifier functions under essentially one circuit, they hold
the potential to form the basis for a diverse set of radio sys-
tems.
Perhaps themost straightforward application is the use of
an USBUC as a low-voltage upconverter of BB or IF signals to
millimeter RF. For minimal complexity and power consump-
tion, the design in Figure 2 can be used. This diagram sug-
gests interfacing the USBUC directly to the antenna which,
if the antenna is suﬃciently narrowband, can serve as the
upper-sideband bandpass filter. Employing a standard two-
terminal varactor structure in this topology will impose ex-
tra gain limiting—significant upconverted signal amplitudes
can induce lower-sideband signals to flow (i.e., ωp−ωs) thus
returning power back to the input source. A simple alterna-
tive is to use the USBUC as an upconverting mixer and pre-
amplifier and leave the final millimeter wave amplification to
a dedicated high-frequency (and high-cost) power amplifier.
Alternatively, a double-balanced varactor structure (as de-
scribed in Section 4.3 in the context of VCO frequency con-
trol) can be used in an attempt to desensitize the varactor ca-
pacitance to variations in the upconverted signal frequency.
Another transmitter topology shown in Figure 3 incor-
porates a degenerate local oscillator (LO) in a heterodyneUS-
BUC architecture. In this case, the gain of the USBUC is dis-
tributed over several stages. The benefit of such a partition
is reaped by the pump which can potentially be generated
in a staged fashion as well. In Figure 3 the staged pump is
built out of degenerate parametric converters. In degenerate
converters, the signal (i.e., the LO) acts simultaneously as the
input and the pump. A self-mixing occurs which naturally
results in a signal at twice the input frequency. As shown,
two such stages attached back-to-back can produce a signal
at four times the driving pump frequency (with the need of a
high power output at ωp) and be combined with a multistage
USBUC to gradually upconvert a signal from ωs to 7ωp + ωs.
Since parametric circuits couple power from low to high
frequencies, the receiver’s downconversion function obvi-
ously poses a problem. As already described, the LSBDC gets
around this by employing positive feedback which can give
substantial gain at the expense of sensitivity. A possible re-
ceiver topology employing a LSBDC is shown in Figure 4.
Since the circuit functions as a reflection amplifier for both
RF and IF frequencies, a circulator is included to prevent
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Figure 4: Receive chain using a LSBDC as a mixer and amplifier.
re-radiation and help maintain stability. A number of op-
tions are available even within the basic LSBDC receiver.
Most simply it can be treated as a low-noise amplifier (LNA)
and the amplified RF signal tapped out of the circulator to the
remainder of the radio. In this case we benefit simply from
the large gain and low-noise performance of the paramet-
ric converter. Any standard downconversion architecture or
subsampling techniques can be employed afterwards. Com-
pared to integrated transistor LNAs operating in the mi-
crowave region this benefit is marginal at best. However, at
millimeter wave frequencies the improvements for amplifica-
tion, noise, and power consumption becomemarked (at least
compared to production-level CMOS technology). Using the
downconversion port is another possibility, in this case tak-
ing advantage of the LSBDC’s conversion properties along-
side its low-noise performance. The diﬃculty in this case is
gain, as the downconversion gain is increased, the regenera-
tive design becomes diﬃcult to stabilize under practical con-
ditions.
An obvious issue with parametric converters is the high
pump frequency needed to transfer power. As a result, a
number of high-frequency pump generation and conversion
techniques have already been mentioned. Another approach
is to reconfigure the varactor structure for subharmonic
pumping. Subharmonic pumping refers to an arrangement
in which a certain pumping frequency transfers energy at the
same rate as would a higher pumping frequency.
The subharmonic pumping suggestion does not pose an
immediate violation of the Manley-Rowe relations. Rather,
one means of its realization is to simply utilize one of the
higher pumped capacitance harmonics [16]. Herein, the
more abrupt MOS CV characteristics (compared to the junc-
tion varactor) can be of substantial benefit. For example,
imagine a varactor pumped such that part of its Fourier se-
ries expansion from (8) is
CA(t) = · · · + C−2e− j2ωpt + C−1e− jωpt + C0 + C1e jωpt
+ C2e j2ωpt + · · · .
(14)
Another varactor, CB, pumped 180◦ out of phase relative to
CA can be described with
CB(t) = · · · + C−2e− j2(ωpt+π) + C−1e− j(ωpt+π) + C0
+ C1e j(ωpt+π) + C2e j2(ωpt+π) + · · · .
(15)
Combining CA and CB,
CA(t) + CB(t) = · · · + C−2e− j2ωpt + 2C0 + C2e j2ωpt + · · · ,
(16)
leads to a net capacitance variation occurring at twice the
actual pump rate. The schematic of a diﬀerentially driven
subharmonic scheme based on this approach is shown in
Figure 5. For subharmonic pumping to actually work here
the varactors, CA and CB, must both have the same terminal
(either gate or source) connected to the circuit proper. Aside
from exciting the second harmonic, the diﬀerential pump-
ing scheme allows the circuit to operate without a dedicated
pump filter despite the use of two-terminal varactors. Al-
ternatively, if the orientation of one varactor is flipped (i.e.,
terminal connections reversed or a complementary structure
used) the subharmonic pumping eﬀect is removed. The ben-
efit of this connection, however, is the isolation of any pump
frequencies from the signal and output ports allowing the fil-
tering at these terminals to be significantly relaxed.
A more extreme attempt at subharmonic pumping em-
ploying a four-phase excitation scheme is sketched in Figure
6. In this case a ring oscillator (an injection locked oscillator
can be used for better purity) generates diﬀerential in-phase
and quadrature signals. Altogether four pump signals oﬀset
by 90◦ are available. Each pumping signal is sent to a separate
varactor with CV characteristics identical to the other three.
Given suﬃciently nonlinear (i.e., abrupt) CV characteristics






















Figure 6: A possible four-phase subharmonic pumping scheme.
the net capacitance seen between the signal (ωs) and upcon-
version (ωu) terminals of the varactor will vary at four times
the injected pumping frequency. Of course, at this harmonic,
a large degradation in capacitance can be expected compro-
mising the benefit of low pumping frequencies.
4. VARACTOR STRUCTURES
Since the late 1950’s the junction diode has served as the de
facto standard for all electronic parametric amplifiers. How-
ever, in parametric structures, and for oscillator frequency
control, the junction diode is generally inferior to MOS var-
actor structures. Since the most vigorous research on elec-
tronic parametric circuits predates the rise of MOS technol-
ogy, they have only sporadically been considered in the con-
text of modern electronic technologies (and their applica-
tions); [9] is a rare example. In this section we look closer
at the key varactor characteristics and design options for RF
frequency control and parametric conversion.
4.1. Elastance model
An important advance in customizedMOS varactor technol-





Figure 7: A sketch of an n-type (referring to the body doping)
accumulation-mode varactor’s cross-section.
began to accommodate the accumulation-mode varactor
[17, 18] (Figure 7). This simplified the device bias scheme
as compared to the more common inversion-mode varac-
tor and simultaneously lowered its resistive losses and para-
sitic contributions. As a frequency tuning element the advan-
tages of the accumulation-mode varactor compared to the
junction diode were clear, a large Cmax/Cmin ratio, an abrupt
capacitive transition implying only the need for low tuning
voltages, an isolated bias scheme, and acceptable Q. Opti-
mization of these characteristics for LC-VCOs are straight-
forward: one must increase the Cmax/Cmin, and reduce re-
sistive losses. For parametric circuits a more detailed assess-
ment is necessary.
First, unlike Manley-Rowe, a more accurate analysis of
parametric circuit behavior must account for losses in the
varactor. To this end a rough but physically realistic pumped
varactor model employs a nonlinear capacitance in series
with a resistance, Rs. As emphasized by Penfield and Rafuse
[19] this varactor model sidesteps the diﬃculties and inac-
curacies that emerge when a parallel RC equivalent is used
or when the series resistance is incorporated into source and
load impedances. The terminal characteristics of this physi-
cally motivated model are best described with the relation
v(t) =
∫
S(t)i(t)dt + Rs(t)i(t). (17)
This equation directly catalogues the influence of the pump
voltage on the varactor as a whole. However, it contains a rel-
atively obscure varactor measure, the incremental elastance,
S(t).1 A rough approximation of a MOS varactor elastance













where Cox is the oxide capacitance, e is the electronic charge,
s is the permittivity of the semiconductor, Nd is the donor
1 For the remainder of the paper we refer to S(t) as simply the elastance,
with the incremental properties of this value remaining implicit. As with
the capacitance of nonlinear devices, practical measurement techniques
allow the extraction of only incremental properties.
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doping in the semiconductor (a uniformly doped n-type
accumulation-mode varactor is assumed), and Qsd is the de-
pletion charge in the semiconductor body. The depletion















+ δ − (VGS −VFB
)]
. (20)
The above follows a modeling technique reported in [20]
and, as in that work, incorporates a small smoothing factor,
δ. This correction is used since the transition from full accu-
mulation to flat-band is not rigorously accounted for here.
With such factors present it is best to consider this model as
a rough design guide. A detailed account of the varactor de-
vice physics in compact model form is described in [21] for
example. The value of the simple model described here lies in
its direct exposure of the relations between performance and
device characteristics. Section 4.2 discusses this, along with
device losses, in detail.
A comparison of this approximation to the normalized
CV and SV characteristics extracted from a full charge-based
analysis [22] as well as a simple tanh curve fit is presented
in Figure 8. As shown, the tanh curve, a popular approach in
empirical compact CV models, underestimates the elastance
in depletion. We return to this point in Section 4.2.
4.2. Figures of merit
The elastance characteristics must be considered along with
device losses in estimating the impact of integrated MOS
technology on parametric performance. Penfiled and Rafuse
[19] highlighted two figures of merit, the cutoﬀ frequency
fc = Smax − Smin2πRs (21)
and the modulation ratio
mn = |Sn|
Smax − Smin . (22)
The cutoﬀ frequency, which we can express in more familiar
varactor measures as
fc = Cmax − Cmin2πRsCmaxCmin , (23)
reflects only the influence that device properties bear on the
circuit. Ideally, fc marks the maximum frequency at which
it is worth pumping the capacitor. Conversely, the modula-
tion ratio encompasses several contributions. The numera-
tor, |Sn|, indicates the size of the elastance harmonic at the
pumping frequency n· fp. That is, assuming small-signal con-
ditions, we can treat the elastance as a linear time-varying





j2πn fpt . (24)
This is the elastance analog to (8). The elastance harmonics
are influenced by three things: the bias of the pumping sig-
nal, the amplitude of the pumping signal, and the steepness
of the varactor’s elastance characteristics. The steeper the SV
curve is, the more eﬃcient the pump is in relaying its energy
to the varactor. As shown in (18) and (19) a large impact on
the abruptness of the elastance characteristic can be made by
reducing the channel doping. This necessarily increases the
series losses, but at a rate proportional to Nd, while the SV
slope increases with N2d . Similarly, we can see from (19) that
a decrease in the gate capacitance per unit area, Cox, also con-
tributes to an improvement in the SV slope. This also comes
with the benefit of allowing larger pumping signals to be ap-
plied across the gate oxide.
These relationships run in a direction counter to the
changes employed in scaling MOS devices. Nonetheless the
variety present in most modern MOS technologies presents
some room for optimization. For instance, many CMOS pro-
cesses oﬀer devices of various oxide thickness and channel
doping. A plot of the SV characteristics extracted from S-
parameter measurements on accumulation-mode devices in
a 0.13 μm-CMOS technology with varying channel doping
and oxide thickness is shown in Figure 9. In this case only
devices with a marginal diﬀerence in oxide thickness were
examined. As expected, a lower channel doping results in a
steeper SV characteristic. The measured 4-to-1 ratio between
Smax and Smin is about 2.5 times greater than that available
from a junction diode. The two channel doping levels (nom-
inal and high) are obtained by employing threshold adjust
implants intended for the variety of NMOS and PMOS de-
vices oﬀered in the technology. Unfortunately, a fourth ex-
periment employing one of the available counterdoping im-
plants and intended to have the lowest channel doping was
not correctly processed at the foundry. This, correctly com-
bined with the thick-oxide option available in most CMOS
technologies, constitutes the most direct approach to device
customization for parametric circuit applications.
Of note in the measurement results is the manner in
which the elastance characteristic saturates in the depletion
region. This is a characteristic encompassed by the tanh fit
example included in Figure 8 but not the basic model of
(18). The disparity between the predicted andmeasured elas-
tance characteristics at large depletion bias can be traced
to the fact that the varactor measurements were done with
a small-signal, high-frequency (5GHz) perturbation atop a
slowly stepped bias—a common high-frequency CV extrac-
tion technique [23]. Such a set-up allows minority charge
to respond to the bias settings thus preventing the onset
of deep depletion as naturally included by the basic model.
However, in parametric circuit applications we can expect a
large-signal, high-frequency pump voltage to continuously
excite the MOS varactor. Thus, the equilibrium bias condi-
tions present during measurement hardly apply for pumped
varactors. This supports the elastance predictions of the basic
varactor model, but a convincing answer requires an analysis
beyond the scope of this paper.
As highlighted by the merit relations, SV performance
alone is not a suﬃcient device selection criterion. Careful







































Figure 8: Comparing the rough semi-empirical model to a complete charge-based description and a tanh fit.
High doping, nominal tox
Nominal doping, low tox
Nominal doping and tox

















Figure 9: Elastance measurements for accumulation-mode varac-
tors with varying degrees of channel doping in a 0.13 μm-CMOS
technology.
consideration must be given to the reduction of series
losses as attested by (23). For designers, with little control
over the varactor’s physical characteristics, layout becomes
paramount here. Without considering special layout tech-
niques (such as diﬀerential excitation [24]), four controls are
available: gate length (Lg), gate width (Wg), finger number
(Nf ), and number of stripes/segments (Ns). These combine
to give an active varactor area of Lg ·Wg ·Nf ·Ns. To clarify, a
varactor consists of Ns stripes in parallel, each containing Nf
fingers, in turn, each finger has dimensions Wg and Lg . We
must consider what arrangement of these terms maximizes
fc. This requires finding the right balance between layout in-
fluence on series resistance and capacitance properties.
The series resistance can be divided into two main con-
tributors, one is a constant value and is associated with the
silicided poly gate, contacts, and via resistance on the ter-
minals. The other contributor is associated with the channel
material and is bias, doping, and frequency dependent.
For the accumulation-mode varactor with one finger, its
series RC components can be modeled as in Figure 10, where
Rcg and Rcsd are the contact and via resistances on the poly
gate and n+ diﬀusion pickups (source/drain), respectively,
and Rg is the gate polysilicon resistance. Underneath the gate,
the channel resistance is denoted by Rch, while Rw is the resis-
tance of the n+ diﬀusion bulk pickups and the well. Cvar is the
equivalent series capacitance of each finger. The model of the
varactor with multiple fingers is shown in Figure 11, where
Rs f g and Rs f sd are the series resistance between two fingers.
For the gate resistance, if the gate poly of each finger is
joined from both sides of source/drain, the equivalent poly
resistance of one finger is




where Rg−sh is the gate’s sheet resistance. On the other hand,











Figure 10: Model of a single-finger varactor.















Figure 11: Model of a parallel multiple-finger varactor.
Being lower doped and unsilicided, the sheet resistance of the
well and bulk, Rch,w−sh, is greater than that of the polysili-
con. This suggests that one would use the minimum chan-
nel length to reduce the body contribution to the series re-
sistance. However, due to their inverse dependence on finger
dimensions some tradeoﬀ between the influence of (25) and
(26) on the series resistance is present. This tradeoﬀ aﬀects
the setting for Wg and Lg , but it is not the only considera-
tion.
As shown in (23) we want to maximize Cmax, minimize
Cmin, and minimize Rs. Somewhat arbitrarily choosing a
minimum practical value of Cmin = 100 fF (in anticipation of
parasitic eﬀects and process variations) we are left to consider
how Lg ,Wg , Nf , and Ns influence the remaining two charac-
teristics, obviously this complicates selection based purely on
an Rg-Rch tradeoﬀ. For instance, minimizing Lg ·Wg maxi-
mizes theNf ·Ns product and therefore reduces Rs, but at the
cost of increasing the relative parasitic capacitance contribu-
tion and hence a reduction in Cmax − Cmin.
Another important consideration is the contact and in-
terconnect resistance introduced between fingers (Rs f g and
Rs f sd in Figure 11) and stripes. This is often ignored when
assessing device resistance, but can certainly be influential.
With Rs f g and Rs f sd the equivalent resistance will not be re-
duced simply as a function of 1/N f . As Nf is increased the
series resistance will eventually saturate due to the contribu-
tions of the interfinger connections, Rs f g and Rs f sd.
Getting a sense of how the characteristics Lg , Wg , Nf ,
and Ns influence fc is greatly aided by the availability of ver-
ilogA based compact models such as the one described in
[21]. Since these models account for both physical and lay-
out characteristics a broad comparison between designs can
Table 1: Cutoﬀ frequencies for varactor with Wg = 1 μm, Lg =
0.24 μm, and area = 43.2 μm2.
Nf Ns Cmax(f F) Cmin(f F) Rs(Ω) fc(GHz)
180 1 477.8 187.3 13.77 32.57
60 3 481.5 188.1 2.429 212.2
30 6 481.8 188.3 0.8025 641.5
15 12 482.3 188.7 0.508 1011
5 36 483.5 190 1.275 399
Table 2: Cutoﬀ frequencies for varactor with Wg = 1.41 μm, Lg =
0.34 μm, and area = 43.2 μm2.
Nf Ns Cmax(f F) Cmin(f F) Rs(Ω) fc(GHz)
90 1 475.8 147.5 7.281 102.2
45 2 476.3 147.8 2.777 267.5
30 3 476.5 147.8 1.538 482.8
15 5 476.8 148.1 0.7094 1045
5 18 477.5 149 0.9085 808.9
Table 3: Cutoﬀ frequencies for varactor with Wg = 2 μm, Lg =
0.48 μm, and area = 43.2 μm2.
Nf Ns Cmax(f F) Cmin(f F) Rs(Ω) fc(GHz)
45 1 475.8 147.5 4.359 222.8
5 9 476.3 122.1 0.9787 982.9
15 3 477.5 123.5 1.266 754.4
be made. Employing empirically based compact models the
fc for a variety of accumulation-mode n-type varactors (ex-
cited in a single-ended manner) is shown in Tables 1–3. The
total active area (Lg ·Wg · Nf · Ns = 43.2 μm2) is the only
value that all designs have in common. It is chosen such
that Cmin remains above 100 fF over the relevant region of
operation (VGS ranges from −1V to 1V). Table 1 summa-
rizes the results for varactors consisting of minimum unit
area (i.e.,Wg ·Lg) elements, Table 2 shows the results for de-
vices composed of twice the minimum unit area, and Table 3
summarizes the characteristics of varactors composed of four
times minimum unit area elements. Note that all Rs have
been calculated for 5GHz excitations. A layout dependent
self-resonance frequency could not be extracted as the model
did not account for inductive parasitics although it should be
noted that self-resonant frequencies do not necessarily pose a
problem for parametric circuits. The self-resonant frequency
can be exploited as one of the modes of interest in the para-
metric circuit.
The fc values shown are certainly optimistic as the com-
pact models do not account for the eﬀects that would limit
device performance at such frequencies, nevertheless they are
useful as a relative measure of the best device type. Judging
by the fc results, it is best to use an intermediate unit area that
ably juggles two conflicting characteristics: parasitic capaci-
tance and series resistance. For a given total area, as the unit
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Wg = 2μm,Lg = 0.48μm
Wg = 1.41μm,Lg = 0.34μm
Wg = 1μm,Lg = 0.24μm













Figure 12: Plot of varactor cutoﬀ frequencies versus number of
stripes for a 43.2 μm2 (total active area) varactor.
area shrinks, more devices in parallel imply a smaller total
resistance. As can be seen in all cases, this is best achieved
by keeping Nf and Ns on the same order. Unfortunately,
the capacitance of small unit areas contains a higher relative
proportion of parasitic capacitance. This lowers Cmax − Cmin
which ends up hurting the fc. Attempts to get around this by
increasing the unit area will be frustrated by an increase in
series resistance simply due to a decrease in the parallel con-
nection count. The simulated cutoﬀ frequencies associated
with these varactors are plotted in Figure 12 as a function of
stripe count. As can be seen, fc is relatively forgiving of unit
size, but quite sensitive to Nf and Ns distributions.
Measured results are available to double-check the CV
characteristics of the scalable varactor model. The experi-
mental varactor design has unit widths and lengths of 5 μm
and 0.42 μm, respectively, which are arranged into Ns = 5
parallel stripes of Nf = 20 gate fingers each. In Figure 13,
the CV curve obtained from the model is plotted along-
side the CV data obtained from a high-frequency (5GHz)
S-parameter characterization of the varactor. It is observed
that the CV characteristic of the fabricated device matches
very closely with the scalable model (at the frequency of ex-
traction).
We will attempt to tailor this varactor design for para-
metric circuits by changing the number of stripes from 5 to 1.
The implications of this change on the device characteristics
and USBUC and LSBDC are explored in detail in Section 5.
Even though reducing Ns will shift the CV curve down and
decrease the Cmax − Cmin (as shown in Figure 13), Cmin has
also been reduced thus increasing fc. The large change in ca-
pacitance characteristics from Ns = 5 to Ns = 1 aﬀects the
performance quality of the parametric converter but not the
substance of its operation, unlike, for example, that of a VCO,
whose center frequency and tuning range would be severely
Ns = 1: model
Ns = 5: measurement
Ns = 5: model





















Figure 14: Schematic of common-mode cancellation varactor.
impacted. The only requirement imposed in this work is that
Cmin exceed 100 fF, which has been satisfied.
4.3. Composite structures
Besides refining layout, useful varactor customization can be
achieved by connecting devices for optimal excitation. An
example of this is the work reported in [24] where varac-
tors subject to diﬀerential excitation (e.g., in a diﬀerential
VCO) profit from a virtual ground connection which re-
duces the eﬀective series losses. Another possibility is the
common-mode rejection architecture [25]. In this case, var-
actors are arranged such that they respond symmetrically to
diﬀerential excitations, but in an antisymmetrical manner to
common-mode excitations thus damping the latter’s influ-
ence. This can be useful for both parametric converters (al-
lowing large signal operation) and VCOs (removal of supply
disturbances). A discussion of the latter is given in Section 6.
A schematic of the proposed varactor circuit is shown
in Figure 14. In eﬀect, this arrangement resembles the basic
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Figure 15: A sketch of the cross-section of a common-mode-cancellation accumulation mode varactor. Compare this to the schematic of
this “device” rendered in Figure 14.
antiparallel connection (i.e., a pair of two-terminal asym-
metrical devices connected in parallel, but with opposite ter-
minal orientations) [26]; in practice, it isolates the diﬀer-
ential VG node from the substrate losses. Isolating sensitive
nodes from the substrate is much less of a concern in the
case of an SOI technology, but it is essential in a CMOS tech-
nology where such a load can severely degrade the tank Q
in LC-VCOs. A common-mode rejection varactor (CMRV)
circuit, consisting of n-type and p-type accumulation-mode
varactors, can be realized in any CMOS technology with a
deep n-well. The deep n-well doping is used to define an iso-
lated p-well and hence the p-type accumulationmode varac-
tor needed to complement the n-type varactor. Further, it is
possible that such a device can be tightly integrated into one
composite structure as illustrated in Figure 15. As sketched,
the device also takes advantage of a diﬀerential excitation lay-
out to help reduce series losses.
At present, CMOS processes commonly include n-type
accumulation-mode devices, however it is uncommon to
find the p-type corollary needed in the CMRV. To approx-
imate the properties of such a pair, the 2D device simulator,
MEDICI, is employed. The construction of the hypothetical
p-type device is guided by the approximated doping levels of
an n-type varactor available in a 0.13 μm-CMOS technology.
The doping levels are simply mirrored.
The CV characteristics obtained for the n-type and p-
type accumulation mode varactors using MEDICI are shown
in Figure 16. Apparently, a relatively antisymmetric response
is possible if matched doping levels are used in the two de-
vices. Simulator mesh size limits required a separate analysis
for each varactor flavour, nonetheless the results are expected
to be indicative of the fully integrated device operation. The
benefits that such a device brings to VCO phase noise behav-
ior in the presence of extrinsic disturbances are discussed in
Section 6.
5. PARAMETRIC CIRCUIT SIMULATIONS
5.1. USBUC
Although useful as a general guide, the predictions of the
Manley-Rowe relations apply only to the case of a lossless
reactance. Penfiled and Rafuse [19] emphasized the need to
account for series varactor losses when evaluating parametric
circuit performance. Following this work, the available gain
p-type
n-type























Figure 16: Comparison of MEDICI simulated CV characteristics of





Filtered and pumped varactor two port
Zo
Figure 17: The upper-sideband upconverter represented as a two
port with ideal filters and series loss, Rs only in the varactor.

















assuming that only (angular) frequencies ωs, ωp, and ωu =
ωs + ωp are allowed to exist in the cavity. The influence of
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the cutoﬀ frequency (in rad/s as ωc) and the modulation in-
dex (m1) is clearly seen here. Expecting the USBUC to be
used in a millimeter wave communicator transmit chain, we
are most interested in the conditions necessary for maximum
























when the jS0/ωs term is resonated out and the generator re-










The varactor structures described earlier (Figure 13) are
now used to get a sense of the performance attainable by
the USBUC. The simulated figures of merit for these de-
vices are summarized in Table 4. A DC point (−200mV)
is chosen for the pump signal such that the device is bi-
ased evenly between Smax and Smin. Also, the figures are ex-
tracted for a sinusoidal pump signal of 300mV peak ampli-
tude applied directly across the varactor (i.e.,−6.5 dBm from
a matched 50Ω pumping source). This prevents the genera-
tion of higher-order harmonics which, under the circuit con-
ditions considered here, do not contribute any useful power
gain and may actually decrease it.
The simulation results for an USBUC that amplifies and
converts a 1GHz signal to a 60GHz frequency are shown in
Table 5. A number of conditions are examined and, for easy
reference, compared to theoretical calculations of available
gain. The results are determined for no input match ((27)
with ZG = 50Ω), input conjugate match (Z∗G = Rs− jS0/ωs),
and gain optimization “match” (28).
For the first two varactor simulations (Ns = 5 measured
and modeled), we see that the gain is well below that pre-
dicted by the Manley-Rowe relations. We can attribute this
to the fact that our upper-sideband frequency is greater than
0.427 (m1ωc)2/ωs (a design variable for USBUCs, indicating
the signal frequency at which the converter’s available power
gain begins to saturate [19]), in the case of the five-stripe
varactor (i.e., measured and modeled). Therefore, this varac-
tor is an unsuitable choice for the design we have presented,
since we are pumping it at too high a frequency. The one-
stripe varactor, with a composite merit figure (m1ωc) more
than twice as great does not exceed the above condition and
comes within 15% of the Manley-Rowe prediction.
5.2. LSBDC
Once again, following [19], for the LSBDC, considering var-

















From this equation, we can see that it is possible for the avail-
able gain to be negative. However, for this to be possible,
Table 4: Relevant varactor measurements withVdc = −200mV and
Vp = 300mV (peak).
Design
S0 S1 Rs m1ωc
(×109/F) (×109/F) (Ω) (×109 rad/s)
Ns = 5, 957.2 211.9 1.1 192.7
Measured
Ns = 5, 987.7 228.0 1.032 220.9
Model
Ns = 1, 4938 1140 2.359 483.3
Model




Ns = 5 No match 50 1.94 1.91
Measured Conjugate 50 + j152.3 14.81 14.65
— Gain opt. 4.49 + j152.3 36.93 36.26
Ns = 5 No match 50 2.25 2.21
Model Conjugate 50 + j157.2 17.29 17.08
— Gain opt. 4.8 + j157.2 38.75 38.61
Ns = 1 No match 50 1.1 1.09
Model Conjugate 50 + j785.9 46.77 46.57
— Gain opt. 23.5 + j785.9 49.07 48.94
it is necessary that ωsωd < (m1ωc)2. In general, as long as
ωs < m1ωc, we will have a negative gain.
Assuming that one LSBDC will do the job of an entire re-
ceiver front end (i.e., LNA, mixer, oscillator) its noise behav-
ior becomes an important concern. The noise temperature of















where Td is the varactor temperature. If we are planning on
implementing this receiver system with an on-chip antenna,
we can expect the antenna and the varactor to be roughly the
same temperature. Thus the single-sideband noise factor will
be














As in the USBUC, the first step we can do to improve
gain and noise performance is to perform a reactance match,
which is done by lettingXG = S0/ωs. As a result, the improved
noise factor becomes
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Table 6: Simulated LSBDC performance.
Design Condition ZG(Ω) Zout (theory) Zout (sim) NF (dB)
Ns = 5 Measured
No match 50 0.73− j152.4 0.73− j144.4 22.63
Reactive match 50 + j2.54 0.73− j152.3 0.73− j144.4 22.62
Noise opt. 1.24 + j2.54 −7.02− j152.3 −6.84− j143.8 12.37
Ns = 5 Model
No match 50 0.603− j157.2 0.609− j148.3 21.71
Reactive match 50 + j2.62 0.602− j157.2 0.609− j148.3 21.70
Noise opt. 1.20 + j2.62 −8.82− j157.2 −3.03− j143.5 11.33
Ns = 1 Model
No match 50 −7.5− j788.4 −7.3− j737.5 12.06
Reactive match 50 + j13.1 −8.1− j785.9 −7.9− j739.9 11.82
Noise opt. 3.8 + j13.1 −86.22− j785.9 −84.8− j740 6.23
Nf = 15
No match 50 −2.41− j582 −2.40− j563 10.6
Ns = 12
Reactive match 1 25 + j9.7 −5.49− j581 −5.45− j563 5.6
Table 1
Reactive match 2 20 + j9.7 −6.95− j581 −6.90− j563 4.3
Reactive match 3 15 + j9.7 −9.36− j581 −9.29− j563 3.0
Noise opt. 1.7 + j9.7 −69.6− j581 −68.3− j563 2.8
Furthermore, the source resistance can be tuned to im-










results in an excess noise factor of



















As for the gain of the LSBDC, when the noise is opti-



















































Thus, the available gain can still be negative under optimum
noise matching conditions, implying that the LSBDC still has
a negative equivalent output resistance and hence the abil-
ity to deliver power at the signal and downconversion ports.
Note that in this case (optimum noise match), it is possible
to increase the gain by changing the pumping frequency and
hence ωd; this option is somewhat limited when the LSBDC
serves as a downconverter (as opposed to a straight LNA)
since the IF frequency is not commonly a design variable on
the circuit level.
As done for the USBUC, we examine the (noise) perfor-
mance of the LSBDC with the same varactor structures and
pumping conditions summarized in Table 4 as well as simi-
lar operating conditions (60GHz input signal, 1 GHz down-
converted signal). In Table 6, the theoretical and simulated
output impedances along with the expected noise figure of
each of the LSBDC circuits are given. Note that we present
the output impedances as opposed to the available gain from
the LSBDC. The reason for this is that the absolute value
of gain can be smaller than one, yet gain will still be pos-
sible, depending on the load. Thus if we know the output
impedance of the LSBDC, we can choose the loads appro-
priately to give the desired gain. Admittedly this is diﬃcult
to do in board-level designs, but certainly is not out of the
question in high frequency integrated circuits where design-
ers have much more control over the interface between cir-
cuits. In the case of the five stripe varactor (measured and
modeled), when the source resistance is 50Ω, the real part
of the output impedance will actually be positive, and thus
the LSBDC will operate with a power loss when using these
varactors under the conditions in this analysis.
As shown in Table 6 the single strip device has a promis-
ing noise figure assuming that the source has been tuned
for noise optimization. The optimum source noise resistance
(3.8Ω) is quite low for the particular version of the LS-
BDC studied here. Fortunately, the design is not imprac-
tically sensitive to source impedance variations. For exam-
ple, a 600% increase in source resistance to 25Ω results in
a noise figure of 6.95 dB, a 0.72 dB increase. This compares
favourably with the performance achieved using standard IC
radio topologies. For instance, one report [27] describes a
60GHz transceiver implemented in a 200GHz fT 0.12 μm
SiGe technology with ameasured 11mWLNA noise figure of
4.5 dB and a 147mW mixer (driven by a 30mW VCO) with
a noise figure of 14.8 dB. Importantly, it must be emphasized
that the simulated parametric behavior reported here is man-
aged with a simple circuit consisting, aside from an oscilla-
tor, entirely of passives. Further, the parametric converter is
not heavily reliant on the quality of its IC technology, for in-
stance, the noise performance estimated in Table 6 is built
around a CMOS varactor with Lu = 0.42 μm. Granted, this
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analysis considers only the varactor’s noise contribution, but
it should be noted that the device under question is inferior
to a number of other available device designs cataloged in
Tables 1 to 3. Optimizing around one of the better varac-
tors listed (specifically, the minimum unit area varactor with
Nf = 15 and Ns = 12 in Table 1) predicts very encourag-
ing results for the operational circumstances under consider-
ation. An optimum noise figure of 2.8 dB is predicted under
an optimum RG of 1.7Ω. This value increases to 3, 4.3, and
5.6 dB at more reasonable source resistances of 15, 20, and
25Ω, respectively.
6. FREQUENCY CONTROL
A schematic of a simple cross-coupled CMOS LC-VCO
structure is shown in Figure 18. The circuit incorporates the
common-mode rejection varactor (CMRV) introduced in
Section 4.3. Only one switching core is used to overcome
tank losses, a PMOS cross-coupled pair. This allows the cir-
cuit to operate with low voltage supply headroom. Also,
buried channel PMOS devices are employed for their lower
flicker noise contribution.
In this case, the purpose of the CMRV is to maintain the
large tuning range inherent to MOS varactors while simul-
taneously desensitizing the VCO to common-mode fluctua-
tions induced by the supply noise. The CMRV allows a dif-
ferential signal (e.g., V+tune − V−tune) to simultaneously excite
the n- and p-type varactors into their depletion or accumu-
lation regimes. Meanwhile, a common-mode excitation (e.g.,
VCM) drives the two devices into opposite regimes of opera-
tion, thus blunting the overall response of the CMRV to that
signal.
A substantial source of common-mode noise in modern
mixed-signal environments is the rail noise at VDD and VSS.
The PMOS current mirror (M3 −M4) helps block out VDD-
noise. However, ordinarily, the phase noise performance of
this topology would be severely compromised by variations
on VSS. That is, any noise occurring on VSS can be expected
to lead to a large increase in the VCO phase noise. A com-
parison of this increase between a 5GHz LC-VCO employ-
ing an n-type varactor and an identical VCO employing a
CMRV over a tuning voltage spanning −1V to 1V is shown
in Figure 19. Specifically, the change in spot phase noise
at 1MHz removed from the center frequency is compared
using the SpectreRF simulator. In both cases (i.e., normal
and CMRV tuned VCO) uniform low-frequency noise (0 to
20MHz) is placed on VDD and VSS and sized such that the
common-mode noise density (in V2/Hz) induced by each
noisy rail at a tank node is 70 dB greater than intrinsic VCO
noise eﬀect at that node. High-frequency extrinsic noise is
less of a concern in this case as it can be more eﬀectively sup-
pressed by on-chip shunt capacitors.
For VSS noise (solid line in Figure 19) the CMRV oﬀers
a substantial improvement. At best, the 1MHz spot phase
noise is more than 50 dB less sensitive to VSS fluctuations
on the CMRV tuned VCO. This occurs when the varactor
is tuned within the CV transition region between accumu-













Figure 18: A simple CMOS LC-VCO with common-mode cancel-
lation varactor.
and the CMRV biased in one of its saturated domains the
common-mode cancellation eﬀect is diminished. For VDD
fluctuations (dashed line in Figure 19) the CMRV oﬀers little
benefit in this topology. In this case, any noise that enters the
common-source terminal of the cross-coupled PMOS pair
through M3 is converted to a diﬀerential form. As already
stated, the CMRV does not filter out such excitations.
7. DISCUSSION
Customized varactor structures can help standard CMOS
technology continue to meet more demanding RFIC chal-
lenges. In this paper we discussed the role that these devices
can play in assistingmillimeter wave signalling and frequency
control in a mixed-signal environment. The former is ad-
dressed by suggesting the use ofMOS varactors in parametric
conversion circuits. This circuit approach is always an option
when operational frequencies beyond the reach of transistor
technology are the goal. The MOS varactor assists the eﬃ-
cacy of this technique with its rich nonlinearity (compared
to the junction varactor), broad capacitive range, comple-
mentary structure (i.e., n-type and p-type varactor modes),
three-terminal operation (not discussed in this paper), and
unintrusive biasing.
Perhaps the most nagging issues with parametric circuits
are their need for high pumping frequencies and copious
filtering. A number of proposals were made in this work
regarding these, from high-frequency reference generation,
to subharmonic pumping, to diﬀerential excitation. These
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Figure 19: Simulated change in phase noise for single-ended and
common-mode reject varactor structure.
approaches are aided by IC implementations (better match-
ing) and the custom device structures (complementary var-
actors) which can be fabricated with only a layout rearrange-
ment (i.e., without specific need for thermal budget or dop-
ing adjustments during processing). Suggestions were also
made for customization of physical MOS varactor character-
istics to better suit parametric needs. Given the availability of
thick oxide analog devices in mixed-signal CMOS technolo-
gies and the presence of multiple threshold implants even
this adjustment can be implemented without significant pro-
cess demands.
Attention was also brought to several issues involving
accumulation-mode varactors in parametric converters. The
importance of elastance-based design was mentioned (e.g.,
this influences the optimum pump biasing) and a simple
elastance model discussed. An outstanding point is the im-
pact of nonequilibrium, deep-depletion eﬀects. RF MOS
characterization typically does not elicit this behavior, how-
ever it is expected to play a role in parametric circuit perfor-
mance. An investigation into optimum device layout based
on compact models highlighted the need to balance finger
and stripe count of the varactor. Ignored were the possible
influences of capacitive well parasitics on the frequency re-
sponse of parametric ICs.
The eﬀect of a complementary LC-VCO tuning scheme
was also studied in simulation. A significant improvement
in the ability of the circuit to block common-mode extrin-
sic noise was noted. This approach can significantly blunt
large low-frequency common-mode noise, but, is compro-
mised by the single-ended-to-diﬀerential conversion proper-
ties of the cross-coupled pair in diﬀerential VCOs.
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